- RS庫存編號:
- 171-3352
- 製造零件編號:
- 74VHC74FT
- 製造商:
- Toshiba
- RS庫存編號:
- 171-3352
- 製造零件編號:
- 74VHC74FT
- 製造商:
- Toshiba
產品概覽和技術數據資料表
法例與合規
產品詳細資訊
The 74VHC74FT is an advanced high speed CMOS D-FLIP FLOP fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The signal level applied to the D INPUT is transferred to Q OUTPUT during the positive going transition of the CK pulse. CLR and PR are independent of the CK and are accomplished by setting the appropriate input low. An input protection circuit ensures that 0 to 5.5 V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5 V to 3 V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.
Wide operating temperature range: Topr = -40 to 125
High speed: fMAX = 185 MHz (typ.) at VCC = 5.0 V
Low power dissipation: ICC = 4.0 μA (max) at Ta = 25
High noise immunity: VNIH = VNIL = 28 % VCC (min)
Power-down protection is provided on all inputs.
Balanced propagation delays: tPLH ≈ tPHL
Wide operating voltage range: VCC(opr) = 2.0 V to 5.5 V
Low noise: VOLP = 1.0 V (max)
Pin and function compatible with the 74 series (74AC/HC/AHC/LV etc.) 74 type
High speed: fMAX = 185 MHz (typ.) at VCC = 5.0 V
Low power dissipation: ICC = 4.0 μA (max) at Ta = 25
High noise immunity: VNIH = VNIL = 28 % VCC (min)
Power-down protection is provided on all inputs.
Balanced propagation delays: tPLH ≈ tPHL
Wide operating voltage range: VCC(opr) = 2.0 V to 5.5 V
Low noise: VOLP = 1.0 V (max)
Pin and function compatible with the 74 series (74AC/HC/AHC/LV etc.) 74 type
For products that are Customized and under Non-cancellable & Non-returnable, Sales & Conditions apply.
規格
Attribute | Value |
---|---|
Logic Family | 74VHC |
Logic Function | D Type |
Input Type | CMOS, TTL |
Output Type | CMOS |
Output Signal Type | Differential |
Triggering Type | Positive Edge |
Polarity | Inverting |
Mounting Type | Surface Mount |
Package Type | TSSOP |
Pin Count | 14 |
Set/Reset | Preset |
Number of Elements per Chip | 2 |
Maximum Propagation Delay Time @ Maximum CL | 20 ns @ 50 pF |
Maximum Operating Supply Voltage | 5.5 V |
Dimensions | 5 x 4.4 x 1mm |
Height | 1mm |
Width | 4.4mm |
Minimum Operating Temperature | -40 °C |
Length | 5mm |
Minimum Operating Supply Voltage | 2 V |
Automotive Standard | AEC-Q100 |
Propagation Delay Test Condition | 50pF |
Maximum Operating Temperature | +125 °C |