Infineon NOR 128Mbit CFI, SPI Flash Memory 8-Pin SOIC, S25FS128SAGMFI100
- RS庫存編號:
- 184-0053
- 製造零件編號:
- S25FS128SAGMFI100
- 製造商:
- Infineon
此圖片僅供參考,請參閲產品詳細資訊及規格
暫時無法供應
我們無法確定此產品何時有貨,RS 預計將其從我們的產品目錄中移除。
- RS庫存編號:
- 184-0053
- 製造零件編號:
- S25FS128SAGMFI100
- 製造商:
- Infineon
規格
產品概覽和技術數據資料表
法例與合規
產品詳細資訊
透過選取一個或多個屬性來查找類似產品。
選取全部 | 屬性 | 值 |
|---|---|---|
| 品牌 | Infineon | |
| Memory Size | 128Mbit | |
| Interface Type | CFI, SPI | |
| Package Type | SOIC | |
| Pin Count | 8 | |
| Organisation | 16M x 8 bit | |
| Mounting Type | Surface Mount | |
| Cell Type | NOR | |
| Minimum Operating Supply Voltage | 1.7 V | |
| Maximum Operating Supply Voltage | 2 V | |
| Dimensions | 5.28 x 5.28 x 1.9mm | |
| Number of Words | 16M | |
| Maximum Operating Temperature | +85 °C | |
| Minimum Operating Temperature | -40 °C | |
| Number of Bits per Word | 8bit | |
| 選取全部 | ||
|---|---|---|
品牌 Infineon | ||
Memory Size 128Mbit | ||
Interface Type CFI, SPI | ||
Package Type SOIC | ||
Pin Count 8 | ||
Organisation 16M x 8 bit | ||
Mounting Type Surface Mount | ||
Cell Type NOR | ||
Minimum Operating Supply Voltage 1.7 V | ||
Maximum Operating Supply Voltage 2 V | ||
Dimensions 5.28 x 5.28 x 1.9mm | ||
Number of Words 16M | ||
Maximum Operating Temperature +85 °C | ||
Minimum Operating Temperature -40 °C | ||
Number of Bits per Word 8bit | ||
- COO (Country of Origin):
- US
Density
S25FS128S-128 Mbits (16 MB)
S25FS256S-256 Mbits (32 MB)
Serial Peripheral Interface (SPI)
SPI Clock polarity and phase modes 0 and 3
Double Data Rate (DDR) option
Extended Addressing: 24- or 32-bit address options
Serial Command subset and footprint compatible with S25FL-A, S25FL-K, S25FL-P, and S25FL-S SPI families
Multi I/O Command subset and footprint compatible with S25FL-P, and S25FL-S SPI families
Read
Commands: Normal, Fast, Dual I/O, Quad I/O, DDR Quad
I/O
Modes: Burst Wrap, Continuous (XIP), QPI
Serial Flash Discoverable Parameters (SFDP) and Common Flash Interface (CFI), for configuration information
Program
256- or 512-byte Page Programming buffer
Program suspend and resume
Automatic ECC internal hardware Error Correction Code generation with single-bit error correction
Erase
Hybrid sector options
Physical set of eight 4-KB sectors and one 32-KB sector at the top or bottom of address space with all remaining sectors of 64 KB or
Physical set of eight 4-KB sectors and one 224-KB sector at the top or bottom of address space with all remaining sectors of 256 KB
Uniform sector options
Uniform 64-KB or 256-KB blocks for software
compatibility with higher density and future devices
Erase suspend and resume
Erase status evaluation
100,000 Program-Erase Cycles, minimum
20 Year Data Retention, minimum
Security Features
One-Time Program (OTP) array of 1024 bytes
Block Protection:
Status Register bits to control protection against
program or erase of a contiguous range of sectors
Hardware and software control options
Advanced Sector Protection (ASP)
Individual sector protection controlled by boot code or password
Option for password control of read access
Technology
Cypress 65 nm MirrorBit® Technology with Eclipse™
Architecture
Supply Voltage
1.7V to 2.0V
Packages (All Pb-Free)
8-lead SOIC 208 mil (SOC008) — FS128S only
WSON 6 x 5 mm (WND008) — FS128S only
WSON 6 x 8 mm (WNH008)
16-lead SOIC 300 mil (SO3016 — FS256S only)
BGA-24 6 x 8 mm
5 x 5 ball (FAB024) footprint
4 x 6 ball (FAC024) footprint
Known Good Die, and Known Tested Die
S25FS128S-128 Mbits (16 MB)
S25FS256S-256 Mbits (32 MB)
Serial Peripheral Interface (SPI)
SPI Clock polarity and phase modes 0 and 3
Double Data Rate (DDR) option
Extended Addressing: 24- or 32-bit address options
Serial Command subset and footprint compatible with S25FL-A, S25FL-K, S25FL-P, and S25FL-S SPI families
Multi I/O Command subset and footprint compatible with S25FL-P, and S25FL-S SPI families
Read
Commands: Normal, Fast, Dual I/O, Quad I/O, DDR Quad
I/O
Modes: Burst Wrap, Continuous (XIP), QPI
Serial Flash Discoverable Parameters (SFDP) and Common Flash Interface (CFI), for configuration information
Program
256- or 512-byte Page Programming buffer
Program suspend and resume
Automatic ECC internal hardware Error Correction Code generation with single-bit error correction
Erase
Hybrid sector options
Physical set of eight 4-KB sectors and one 32-KB sector at the top or bottom of address space with all remaining sectors of 64 KB or
Physical set of eight 4-KB sectors and one 224-KB sector at the top or bottom of address space with all remaining sectors of 256 KB
Uniform sector options
Uniform 64-KB or 256-KB blocks for software
compatibility with higher density and future devices
Erase suspend and resume
Erase status evaluation
100,000 Program-Erase Cycles, minimum
20 Year Data Retention, minimum
Security Features
One-Time Program (OTP) array of 1024 bytes
Block Protection:
Status Register bits to control protection against
program or erase of a contiguous range of sectors
Hardware and software control options
Advanced Sector Protection (ASP)
Individual sector protection controlled by boot code or password
Option for password control of read access
Technology
Cypress 65 nm MirrorBit® Technology with Eclipse™
Architecture
Supply Voltage
1.7V to 2.0V
Packages (All Pb-Free)
8-lead SOIC 208 mil (SOC008) — FS128S only
WSON 6 x 5 mm (WND008) — FS128S only
WSON 6 x 8 mm (WNH008)
16-lead SOIC 300 mil (SO3016 — FS256S only)
BGA-24 6 x 8 mm
5 x 5 ball (FAB024) footprint
4 x 6 ball (FAC024) footprint
Known Good Die, and Known Tested Die
For these non-cancellable (NC), and non-returnable (NR) products, Terms and Conditions apply.
相关链接
- Infineon NOR 128Mbit CFI S25FS128SAGMFI100
- Infineon NOR 128Mbit CFI S25FL128SAGNFV000
- Infineon NOR 128Mbit SPI Flash Memory 16-Pin SOIC, S25FL128SAGMFI003
- Infineon NOR 128Mbit SPI Flash Memory 16-Pin SOIC, S25FL128LAGMFI001
- Infineon NOR 128Mbit SPI Flash Memory 8-Pin SOIC S25FL128LAGMFI013
- Infineon NOR 128Mbit SPI Flash Memory 8-Pin SOIC S25FL127SABMFI103
- Infineon NOR 128Mbit SPI Flash Memory 8-Pin SOIC S25FL128LAGMFV013
- Infineon NOR 128Mbit SPI Flash Memory 8-Pin SOIC S25FL128SAGNFI003
