Microchip PIC18F15Q40-I/SO PIC Microcontroller, PIC18, 20MHz, 32 kB Flash, 20-Pin SOIC
- RS庫存編號:
- 234-3755P
- 製造零件編號:
- PIC18F15Q40-I/SO
- 製造商:
- Microchip
此圖片僅供參考，請參閲產品詳細資訊及規格
暫時無法供應
抱歉，我們不知道何時會到貨。
- RS庫存編號:
- 234-3755P
- 製造零件編號:
- PIC18F15Q40-I/SO
- 製造商:
- Microchip
規格
產品概覽和技術數據資料表
法例與合規
產品詳細資訊
透過選取一個或多個屬性來查找類似產品。
選取全部 | 屬性 | 值 |
|---|---|---|
| 品牌 | Microchip | |
| Product Type | Microcontroller | |
| Series | PIC18F15Q40 | |
| Package Type | SOIC | |
| Pin Count | 20 | |
| Device Core | PIC | |
| Data Bus Width | 8bit | |
| Program Memory Size | 32kB | |
| Interface Type | I2C, SPI, UART | |
| Maximum Clock Frequency | 64MHz | |
| RAM Size | 4kB | |
| Maximum Supply Voltage | 5.5V | |
| Number of Programmable I/Os | 18 | |
| DACs | 2 x 8 Bit | |
| Analogue Comparators | 2 | |
| Minimum Operating Temperature | -40°C | |
| Maximum Operating Temperature | 125°C | |
| Standards/Approvals | RoHS | |
| Minimum Supply Voltage | 1.8V | |
| ADCs | 12 bit | |
| Program Memory Type | FLASH | |
| Number of Timers | 16 | |
| Instruction Set Architecture | Harvard | |
| Automotive Standard | No | |
| 選取全部 | ||
|---|---|---|
品牌 Microchip | ||
Product Type Microcontroller | ||
Series PIC18F15Q40 | ||
Package Type SOIC | ||
Pin Count 20 | ||
Device Core PIC | ||
Data Bus Width 8bit | ||
Program Memory Size 32kB | ||
Interface Type I2C, SPI, UART | ||
Maximum Clock Frequency 64MHz | ||
RAM Size 4kB | ||
Maximum Supply Voltage 5.5V | ||
Number of Programmable I/Os 18 | ||
DACs 2 x 8 Bit | ||
Analogue Comparators 2 | ||
Minimum Operating Temperature -40°C | ||
Maximum Operating Temperature 125°C | ||
Standards/Approvals RoHS | ||
Minimum Supply Voltage 1.8V | ||
ADCs 12 bit | ||
Program Memory Type FLASH | ||
Number of Timers 16 | ||
Instruction Set Architecture Harvard | ||
Automotive Standard No | ||
The Microchip Technology PIC18F15Q40-I/SO is a 20 pin low-power, high performance microcontroller with XLP technology for real-time control and sensor applications. It has 32KB program memory size and 20MHz maximum frequency.
Flash program memory
C Compiler Optimized RISC Architecture
Operating Speed: DC-64 MHz clock input, 62.5 ns minimum instruction cycle
Four Direct Memory Access (DMA) controllers
Vectored Interrupt Capability: selectable high/low priority, fixed interrupt latency of three instruction cycles, programmable Vector table base address, backwards compatible with previous interrupt capabilities
128-Level deep hardware stack
Low-current Power-ON Reset (POR)
Configurable Power-UP Timer (PWRT)
Brown-Out Reset (BOR)
Low-Power BOR (LPBOR) Option