STMicroelectronics, 32bit ARM Cortex M7, STM32F7 Microcontroller, 216MHz, 512 kB Flash, 100-Pin LQFP

可享批量折扣

小計(1 件)*

HK$90.70

Add to Basket
選擇或輸入數量
暫時缺貨
  • 2026年4月15日 發貨
**需要更多嗎?**輸入您需要的數量,然後按一下「查看送貨日期」以查詢更多庫存和送貨詳細資訊。
單位
每單位
1 - 22HK$90.70
23 - 44HK$88.70
45 +HK$86.80

* 參考價格

包裝方式:
RS庫存編號:
135-8260
製造零件編號:
STM32F722VET6
製造商:
STMicroelectronics
透過選取一個或多個屬性來查找類似產品。
選取全部

品牌

STMicroelectronics

Family Name

STM32F7

Package Type

LQFP

Mounting Type

Surface Mount

Pin Count

100

Device Core

ARM Cortex M7

Data Bus Width

32bit

Program Memory Size

512 kB

Maximum Frequency

216MHz

RAM Size

256 kB

USB Channels

1

Number of SPI Channels

5

Number of UART Channels

4

Number of CAN Channels

1

Typical Operating Supply Voltage

1.7 → 3.6 V

Number of I2C Channels

3

Number of USART Channels

4

Instruction Set Architecture

DSP

Minimum Operating Temperature

-40 °C

Program Memory Type

Flash

Length

14.2mm

Number of PCI Channels

0

Number of Ethernet Channels

0

Number of LIN Channels

0

Height

1.45mm

Number of ADC Units

1

Maximum Operating Temperature

+85 °C

ADCs

3 x 12 bit

Width

14.2mm

Dimensions

14.2 x 14.2 x 1.45mm

STM32F7 Series Microcontrollers, STMicroelectronics


The STM32F7xx microcontrollers are based on the high-performance ARM Cortex-M7 32-bit RISC core.

The STM32F7 microcontrollers feature ST’s ART Accelerator™ as well as an L1 cache and deliver the maximum theoretical performance of the ARM Cortex-M7 core, regardless if code is executed from embedded Flash or external memory. Typical performance figures: 1082 CoreMark / 462 DMIPS at 216MHz clock frequency.

AXI and multi-AHB bus matrixes for interconnecting core, peripherals and memories

Double-Precision Floating-Point maths unit on some variants

Up to 16KB +16KB of I-cache and D-cache

Up to 2MB of embedded Flash memory, with Read-While-Write capability on certain devices

Up to 512KB of data memory, including up to 128KB of Tightly-Coupled Memory for Data (DTCM) for Stacks, Heaps

16KB of Tightly-Coupled Memory for Instructions (ITCM) for time-critical routines

4KB of backup SRAM to keep data in the lowest power modes

Peripheral speed is independent from CPU speed (dual clock support)

Protected code execution feature (PC-ROP) on some variants

Power Efficiency: 7 CoreMark/mW at +1.8Vdc

相关链接